# UNIVERSAL EPROM PROGRAMMER

Get to grips with the bits using our Universal EPROM programmer. Design and development by Mike Bedford.

PROMs provide a convenient means of storing commonly used software, but many microcomputer users are deterred from using this media due to the difficulties of erasure and rogramming. EPROM programmers

rogramming. EPROM programmers re both commercially available and have been featured as constructional articles in some magazines, but the former are relatively expensive and the latter tend to be limited as regards types of EPROM supported. For these reasons, it was considered appropriate to develop a universal EPROM programmer which could be built by the amateur for a modest sum. The programmer presented here will support the following EPROMs: 2758, 2716, 2516, 2732, 2732A, 2532, 2764, 2564, 27128 and 27256. This list includes every single supply version of the 27-Series and 25-Series devices up to and including 256k bit capacity, which seems likely to be the largest EPROM which will be produced as further development

ill probably be of EAROMs and EEPROMs. The programmer is intended for use in conjunction with a 6502 computer system and appropriate software is presented. Although the hardware is designed to support the 27256, this one EPROM is not as yet supported by the software due to lack of preliminary data on this device, the chip itself having not been released by the manufacturer at the time of writing. To complete the requirements for programming EPROMs, some hints are given on building an erasure unit.

Hardware

The hardware has been designed for a Tangerine Microtan system, the physical dimensions of the circuit board being selected 1ch that it will plug directly into the system rack. Non-Tangerine users should not be deterred,

however, as electronically it should be quite simple to interface this card to any computer using the 6502 or 6809 processors. No special power supplies are required as all voltages required for programming are derived from a single +5v


supply.

Although the PCB has sufficient space for a zero insertion force socket to be mounted on board, it is probably more convenient, especially if the card is to be rack mounted, to mount this socket in a separate console, making a connection with a length of ribbon cable. Note that a switch should be provided on the console to isolate V<sub>pp</sub> and V<sub>cc</sub> on pins 1 and 28 respectively. This is necessary since inserting or removing an EPROM with these supplies present may result in its destruction.

If the console is not used, switch SW1 should be mounted on board to isolate these supplies. On EPROMS which have V<sub>pp</sub> and V<sub>cc</sub> on other pins, these supplies may be isolated under program control. It will also be noticed that only a single zero insertion force socket

has been provided on PCB. This decision was taken on grounds of economy and some constructors may prefer to add a 24-pin socket in addition. If a single 28-pin socket is used, 24-pin devices should be inserted into the bottom part of the socket, ie leaving pins 1, 2, 27 and 28 empty. Table 1 shows the pin outs of all EPROMs which are supported.

The programmer applies a TTL level to all pins with the exception of pin 1 which is connected to  $V_{pp}$  pin 14 (0V) and pin 28 (+5v).  $V_{rp}$  is program selectable to +25 V, +21 V or +5 V and may also be applied to pins 22 and 23 as an alternative to a TTL level. To summarise this information, the programmer may be considered as a glorified 29-bit output port. This being the case, and since the circuitry required to implement the above would not completely fill a 8" x 4½" PCB, it seemed appropriate at the cost of only two more ICs to add four additional 8-bit output ports to make maximum use of the board space available. These ports are completely independent from the



The Universal EPROM Programmer. Note that this prototype differs slightly from the final version — in particular, the component numbering is completely different!

TP-100-34-PK-...

<mark>leikikikistanan profesionan parantan an on monance personan parantan personan perso</mark>

MEN-COLOR (1) 48




Fig. 1 Circuit diagram of the Universal EPROM Programmer.

programmer.

#### **Software**


In order to be a useful development tool, the following functions are the minimum requirements of an EPROM programmer:

- 1. Read data from an EPROM into computer memory;
- 2. Compare the contents of an EPROM with the contents of computer memory;

- 3. Test an EPROM for erasure;
- 4. Program an EPROM from data in computer memory, verifying each byte as it is written.

In fact, some additional functions have also been added and these will be described under the section on using the EPROM programmer.

Table 2 is a mode selection table for all supported devices, showing the read, program, verify and standby modes, these being the modes necessary to implement the The design is based around four 6821 20-bit PIOs. The circuitry comprising IC3, IC4 and IC5 provides the interface to the Tangerine bus and, in conjunction with the links, allows the board to be configured to occupy a 16-byte block within the 1k I/O area. IC1 and IC2 are used to buffer various signals in order that no more than one TTL load is presented to any bussed input. Of the four 6821s, IC6 and IC7 provide the four independent I/O ports. These being connected to the outside world via SK1 and SK2, whereas IC8 and IC9 are used to drive the EPROM programmer. Most (the signals required to drive the pro-



### HOW IT WORKS,

grammer are TTL levels and are taken directly from the two 6821s to the ZIF socket, SK3. Pin 26 on SK3 is slightly different in that although it is a pure TTL signal on all 28 pin devices, it is the  $V_{\rm cc}$  supply on all EPROMs in 24-pin packages and hence requires a much greater current capacity than is available from a port on a 6821. Q1 and Q2 are therefore used to switch the +5 V supply to SK3 pin 26 under the control of ly to SK3 pin 26 under the control of IC9/CB2 (pin 19). A similar technique is used to switch V<sub>pp</sub> onto SK3 pins 22 and 23 using transistor pairs Q5/Q6 and Q8 respectively. Since these two pins

on SK3 are also required to present TTL

levels under different conditions, they

levels under different conditions, they are also connected to 6821 ports, isolating these signals by use of Germanium diodes D1 and D2 respectively. It should be noted that when a 6821 is required to drive a transistor, A 'B' port is used, these having a greater current sourcing capacity than 'A' ports, and when a port needs to be isolated by a diode, an 'A' port is used as these give a full +5 V high signal so that, even allowing for the voltage drop across the diode, a good TTL high is presented. The V<sub>pp</sub> supply is generated from the +5 V supply using IC11, a 78540 switching regulator IC, in connection with timing


components L1 and C4. Although this component should be capable of regulating  $V_{\rm pp}$  to within the required limits, experiments showed that it is advisable to select R7 and R8 such that IC11 would output about +30 V and use a separate 1M317MP regulator to give the required voltage. Since V<sub>pp</sub> may need to be +25 V, +21 V or +5 V, Q3 and Q4 are used, to switch out portions of the register chain between the regulator. Q4 are used, to switch out portions of the resistor chain between the regulator adjust terminal and 0 V hence altering the output voltage. These two transistors are connected to ICB PB4 and PB5 (pins 14 and 15) hence allowing V<sub>p</sub>, to be changed under program control.

27 256	27 128	25 64	27 64	25 32	27 32/ 32A	27/ 25 16	27 58	IC/ PIN			IC PIN	27 58	27/ 25 16	27/ 32 32A	25 32	27 64	25 64	27 128	27 256
VPP	VPP	VPP	VPP					-/1		þ	- i28					vcc	vcc	vcc	vcc
A12	A12	<del>CS1</del>	A12					-/2			- /27					PGM	CS2	PGM	A14
A7	A7	A7	Α7	A7	A7	A7	A7	1/3			24/26	vcc	vcc	vcc	vcc	N/C	N/C	A13	A13
A6	Αti	A6	Α6	A6	A6	A6	A6	2/4		þ	23/25	8A	A8	8A	A8	A8	A8	A8	8A
A5	A5	A5	A5	A5	A5	A5	A5	3/5		¬ Þ	22/24	A9	A9	A9	A9	A9	A9	A9	A9
Λ4	Д4	Α4	A4	A4	A4	A4	A4	4/6			21/23	VPP	VPP	A11	VPP	A11	A12	A11	A11
АЗ	А3	А3	А3	А3	А3	А3	А3	5,7			20/22	ŌĒ	ŌĒ	OE/ VPP	PD/ PGM	ŌÉ	PD/ PGM	ŌĒ	ŌĒ
A2	A2	A2	A2	A2	A2	A2	A2	6/8			19/21	AR	A10	A10	A10	A10	A10	A10	A10
A1	A1	A1	A1	A1	Α1	Αt	A1	7/9			18/20	CE/ PGM	CE/ PGM	ĈĒ	A11	ĈĒ	A11	ČĒ	CE
AO	A0	A0	Α0	ΑO	Α0	A0	νn	8/10	NOTE:	J þ	17/19	Đ7	D7	D7	D7	D7	D7	D7	D7
DO	DO	D0	D0	DO	D0	D <b>0</b>	D0	9/11	28 PIN PACKAGES. SUBTRACT 2 FROM PI 3-26 FOR 24 PIN PACK		16/18	D6	D6	D6	D6	D6	D6	D6	D6
D1	DI	DI	01	DI	D1	D1	D1	10/12	PIN NUMBERS. 2) OE (27 SERIES) IS	<u> </u>	15/17	Ω5	D5	D5	D5	D5	DS	05	D5
D2	D2	D2	D2	D2	D2	D2	D2	11/13	EQUIVALENT TO CS ( SERIES).		14/16	D4	D4	D4	D4	D4	D4	D4	D4
GND	GND	GND	GND	GND	GND	GND	GND	12/14	3) CE/PGM (27 SERIES (S EQUIVALENT TO PI (NOT PD/PGM) (25 SER	D/PGM[ ]	13/15	D3	D3	D3	D3	D3	D3	D3	D3

Table 1 Pin-outs of all the EPROMs our programmer will process.

VERIFY BYTE

PASS



- X = DON'T CARE
- \* AR IS ONLY ON THE 2758
- \*\* VPP IS +25 V ON THE 2732, +21 V ON THE 2732A

Fig. 2 (left) Flowchart for intelligent programming mode.

Table 2 (above) Mode selection table.

functions mentioned. It may be noticed that some devices can perform both read and verify. Functionally, these modes are the same but verify is carried out with V<sub>∞</sub> high, hence simplifying the program/verify process. From this table it may be seen that there is a great deal in common between the various EPROMs, hence simplifying the design of software.

ADDRESS = ADDRESS + 1

LAST ADDRESS?

V<sub>CC</sub> = V<sub>PP</sub> = 5V

VERIFY ALL

PASS

YES

To get the full picture, the timing diagrams of each device should be scrutinised, but for the general user this information is probably not relevant. To summarise, however, EPROMs generally require about 50 ms to program each byte giving total programming times of from around 50 seconds for a 2758 to 13 minutes for a 27256. You may consider these times rather long, especially for the larger devices and although not implemented in the software presented here, there is an alternative programming method referred to as the intelligent programming mode which can reduce programming times by a factor of six for the 2764, 27128 and 27256. Figure 2 is a flow diagram of the functions which need to be

erformed in order to implement this method of prorgramming. Notice that V<sub>c</sub> needs to be increased to +6V for this process to

be carried out and that there is no provision in the hardware to select this value of V<sub>cc</sub> under program control. This need present no great problem, however, to the user wishing to implement this mode, as +6v may be switchable from the programming console, perhaps by deriving this voltage from the system +12v supply.

Any additions to, or modifications of the software will need to be made in the light of the information presented in Tables 3 and 4. These may be described as a programmer's view of the EPROM programmer, Table 3 showing the address of each register and Table 4 indicating which bits of the various 6821 ports connect to which EPROM pins or perform the various control functions required.

#### Construction And Alignment

Although the circuit of the programmer is of sufficient complexity that if it were to be produced commercially it would probably be double sided, it is not so complex that a single sided board would be impossible to design. It was considered that cost would be of prime importance to an amateur building a one-off project, and on these grounds it was artworked as a single-sided board. As a result of this, a number of insulated wire links need to be inserted prior to fitting the components. No special instructions are required on the fitting of components with the exception of socket SK3 and switch SW1. If a separate programming console is to be used, then an ordinary low profile DIL socket should be used as SK3, and two wire links should

Table 3 Register addresses.

			FUNCTION	6821 NUMBER	REGISTER	OFFSET FROM BASE
w 11 . n . d				IC9	DDRA/ORA	00
Table 4 Port fu	inctions.			IC9	CRA	01
			REGISTERS	IC9	DDRB/ORB	02
6821	SK3		FOR	IC9	CRB	03
NUMBER/	PIN	PROGRAMMER FUNCTION	EPROM	IC8	DDRA/ORA	04
PORT	NO.		PROGRAMMER	IC8	CRA	05
IC9/PB0	10	A0		IC8	DDRB/ORB	06
IC9/PB1	9	A1		1C8	CRB	07
IC9/PB2	8	A2		IC7	DDRA/DRA	08
IC9/PB3	7	A3	REGISTERS	IC7	CRA	09
IC9/PB4	6	A4	FOR	IC7	DDR8/ORB	10
IC9/PB5	5	A5	GENERAL	IC7	CRB	11
IC9/PB6	4	A6	PURPOSE	IC6	DDRA/ORA	12
IC9/PB7	3	A7	1/0	IC6	CRA	13
IC9/PA0	25	A8	PORT\$	IC6	DDRB/ORB	14
IC9/PA1	24	A9	ļ	IC6	CRB	15
IC9/PA2	- 21	A10 (EXCEPT 2758), AR (2758)	Contracting the second			
IC9/PA3	23	A11 (2732/32A/64/128/256), A	12 (2564)	į	replace SW1. O	n the other hand, if

IC9/PA4 A12 (2764/128/256), CS1 (2564) 2

1C9/C82 26 A13 (27128/256), VCC (2758/16/32/32A, 2516/32)

IC8/PA0 11 -DO

D1 IC8/PA1 12 IC8/PA2 D2 13

IC8/PA3 15 D3

IC8/PA4 F)4 16

IC8/PA5 D5 17 D<sub>6</sub>

IC8/PA6 18 IC8/PA7 19

IC8/CA2 22 OE (2758/16/38/32A/64/128/256,2516), PD/PGM (2532/64)

A11 (2532/64), CE/PGM (2758/16, 2516), CE (REMAINDER) IC8/PB0 20 IC8/PB1 PGM (2764/128), CS2 (2564), A14 (27256) 27

IC8/PB2 VPP (2732/32A) 22

IC8/PB3 VPP (2758/16, 2516/32) 23 IC8/PB4 VPP +5V SELECT\*

IC8/PB5 VPP +21V SELECT\*

\*NOT (VPP+5) AND NOT (VPP+21V) = +25V SELECT

the programmer is intended to be self contained on a single board, a zero insertion force DIL socket should be used as SK3 and switch SW1 is needed. Once the construction is complete, the links need to be configured to place the board at the desired address. The offset from the start of the I/O area is 16 times the binary number represented by the links. The best way to illustrate exactly how the links are used is probably graphically; Fig. 3 shows a few examples.

The other part of the circuit which requires setting up is associated with V<sub>pp</sub> generation. This is very important as EPROMs will be destroyed if V<sub>pp</sub> is more than 0V5 too high. The best way to check this 1 15,249; 1 157,17

is with a voltmeter probe on the output of IC2, with IC8 removed from its socket. Apply +5 V to pin 14 of the IC8 socket and adjust RV3 until +5 V is recorded on the test meter. Now replace +5 V on pin 14 by +5 V on pin 13 of IC8 socket and adjust RV2 for +21 V on the meter. Finally, remove +5 V from pin 13 of IC8 socket and adjust RV1 for a potential of +25 V at IC20 output. Setting up is now complete.


#### Using The Programmer

The first stage in using the EPROM programmer is to load and run the support package software which is written in BASIC and assembly code. The user will first be prompted for EPROM type, valid responses being 2758, 2716, 2516, 2732, 2732A, 2532, 2764, 2564 and 27128. A request for a base address will then be made and the user should respond with a four-figure hexadecimal number. The base address is the address relative to which all references to computer internal memory are made and this means that the user does not need to be concerned with the actual absolute addresses in computer memory. The reasons for being able to select the base address are two fold. Firstly, to fit in with the memory map of any computer on which the software may be run and, secondly, to allow more than one set of data to be maintained at one time by using different base addresses. A table showing all the commands available will the be printed before the \*? prompt appears on the screen. When this prompt indicates that the program is waiting for input of a command, it is safe to insert or remove EPROMs from the ZIF socket, provided, of course, that the isolating switch is in the OFF position for 28 pin devices.

The following describes the function of the EPROM programmer support package commands. It should be noted that in each case, either the whole word or the initial letter may be used:-

(N)EW, (B)ASE These two commands cause the user to be prompted for a new EPROM type or a new base address respectively, hence allowing these two parameters to be altered without exiting and re-running the program. (T)EST This performs a test on the EPROM, reporting whether or not it has been erased.

(R)EAD, (P)ROGRAMME, (V)ERIFY These commands cause the user to be prompted for start and finish addresses which should be entered



Overlay diagram of the programmer.

as two four-figure hexadecimal numbers separated by a comma. These addresses define the portion of the EPROM to be used and also the portion of computer internal memory into which data will be written for a read operation or from which data will be read for program or verify operations. The computer

addresses are offset from the base address. In program and verify, any discrepancies between EPROM and computer memory will be reported. Such discrepancies will be printed, one per line, stopping after every 16 lines. Pressing return at this point { will return to the \*? prompt, whereas pressing any other key will

ETI AUGUST 1983

ì		PARTS LIST
	RESISTOR R1, 11, 11 R2, 12, 14 R3, 16 R4, 5 R6 R7 R8 R9 R10 R15 RV1, 3	RS (all ‡W 5% unless stated)
	RV2 CAPACITO	4k7 min horizontal preset DRS
	C1 C2, 7, 8, 9 10	100n ceramic 🗸
	C3 C4 C5	470u 35 V axial electrolytic 4n7 polyester 10n ceramic
	C6 C10	100u 6V3 axial electrolytic 10n ceramic
With the same of t	SEMICONE IC1 IC2 IC3 IC4	DUCTORS 74L5126 74L5245 74L504 74L530
	IC5 IC6, 7, 8, 9 IC10 IC11	74LS138 / MC6821 (or similar) / LM317M 78S40
П	Q1, 3, 4, 5, 7 Q2, 6, 8 D1, 2	BC184L V BC214L V OA91
	MISCELLAN L1	34 turns 24 swg wire on
1	SK1, 2	RM6 pot core (AL = 250) 0.1" pitch 22-way male molex connectors (or
	5K3	shorter ones made up to required length) 28 pin zero insertion force socket (or ordinary socket is console is used,
į	5W1	see text) two pole single throw switch (omit if using console)
n	eaders and	y and one 84-way DIL sockets; edge connector (2 x+B DIN Euro connector,

continue the programming or verification.

wire, etc.

male angled pins, for Tangerine) PCB,

(L)IST, (M)ODIFY These commands probably duplicate facilities available in the computer monitor but are included here to allow minimum changes to be made to computer memory or data to be checked without the need to exit from this package. LIST will request start and finish addresses and will list on the screen the addresses and data of the portion of memory requested, offset from the base address. The listing will stop after every 16 lines at which point

essing return will exist to the \*? prompt, whereas pressing any other key will continue with the listing.




Fig. 3 Setting the address offset by wire links.

MODIFY will prompt for a single address, the contents of the base address offset by the value given being displayed on the screen. Entering an X at this point will return to the \*? prompt leaving the data in that location unchanged, whereas entering a two-figure hexadecimal number will cause the relevant address to be updated with the data entered.

**(H)ELP** 1 ists all the commands available and reminds the user of the currently selected EPROM type and base address.

(E)XIT Causes the program to terminate.

In the above commands, any wrongly entered information will result in self-explanatory error messages. The one error message which, perhaps, requires a word of explanation is TYPE/RANGE INCOMPATIBLE. This error is a result of entering a start and finish address to any command which defines a range larger than the capacity of the selected EPROM type.

#### **Erasing EPROMs**

EPROMs are erased by exposure to ultra-violet light through the transparent window on the top of the package. Small commercially available erasing units with capacities of up to six chips cost typically in the £40-£50 region. If the requirements for erasing EPROMs are considered, it becomes obyious that an erasing unit can be constructed for considerably less than the price of commercial equipment. The requirements stated by EPROM manufacturers to erase such a device are a 20 to 30 minute exposure of 2357 A (253.7 nm) wavelength ultra-violet light at an intensity of 12000 uW/cm2. The Philips TUV 15 W tube emits UV at the required wavelength and at an intensity of 37 uW/cm<sup>2</sup> at about one inch from the tube, the distance metre from the tube, which

corresponds to about 12000 uW/cm2 at a distance of one inch, as used in most EPROM erasers.

The tube costs in the region of £10 and will fit into an ordinary 15 "fluorescent light fitting, it provides the basis for a relatively inexpensive unit which could accommodate about ten ICs.

A few words of caution are appropriate at this point. Ultra-violet radiation, and in particular shortwave UV as emitted by the TUV 15 W, is harmful to both the eyes and the skin. It is therefore essential to build the tube into a light-tight cabinet, ideally with a micro switch fitted under the lid to isolate the supply when opened, which will prevent UV light from coming into contact with skin or eyes.

EPROMs may also be erased by UV of longer wavelength (3000 A - 4000 A) although longer exposure times will probably be required. Since 'black light' tubes of the type used for disco lighting emit at about 3500 A and are more easily available than short-wave UV tubes, it may be worthwhile experimenting with this type of light source.

One final point on the topic of erasing EPROMs is that both sunlight and ordinary fluorescent tubes emit some radiation in the 3000 A - 4000 A region with the result that prolonged exposure to these light sources will result in erasure. For this reason it is recommended that an opaque adhesive label is used to cover the windows of programmed EPROMs.

Next month, we'll describe the software for the unit.

### BUYLINES

There should be relatively few problems in obtaining components for this project. The 0.22R resistor can be found in several suppliers' lists, including Watford's. The RM6 potcore is available from RS Components.

our PCB service — see page 77 for details.

3c 23 5 4 . . . 120

# UNIVERSAL EPRO PROGRAMMER JD87

To use our Universal EPROM programmer, you've got to have the software to drive it. Mike Bedford fills us in on what's needed.

■he logical choice of programming language for a software package which is required to perform critical timing and which contains large frequently peated loops, is assembler. On the other hand, the obvious choice of language for a package which is intended to run on a variety of different personal computers is BASIC. The software presented here is a compromise between the two: a BASIC program which performs the I/O but which calls an assembler subroutine for the time critical or

time consuming tasks.

The assembler routine starts at address 1C00, but this may need to be relocated in order to fit in with the memory map of some systems. If this routine is relocated, the variable MC on line 290 of the BASIC program will have to be changed to the decimal start address of the routine. Another portion of the BASIC program which may require tailoring to a particular vstem is line 310. The variable PA on this line contains the start address of the EPROM programmer hardware as selected by the links on the board. This address should also be updated in the assembler subroutine on line 23 which equates IC9PIA to the start address.

Microtan 65 BASIC uses the statement I = USR(X) to call a machine code subroutine, having first POKE'd the low order byte of the M/C address to 34 and having POKE'd the high order byte to 35. This is done on lines 4040-4060, 5030-5050, 6040-6060 and 7040-7060 of the BASIC program and may require modification on

other machines.

Finally, the programming timing loop in the assembler routine assumes a processor clock frequency of the 750KHz as used on the Microtan. The value loaded into register Y on line 143 of the routine will have to be modified

accordingly for other clock speeds (use hexadecimal 27 for 1 MHz).

As far as entering the program is concerned, the main BASIC program is rather long and it would be advisable to enter it in relatively small portions, saving it after the addition of each new section. This suggestion is made for two reasons: firstly it is difficult to concentrate for sufficiently long to enter the whole program at once without making errors; and, secondly it would be extremely frustrating if the computer were to crash for some reason after having typed in over 200 lines of

The assembler listing is rather long, and will only be of interest to readers wishing to modify the software. For this reason we haven't reproduced it here, but a copy may

stamped addressed envelope (or international reply coupon) to the ETI office — please mark the outer envelope "PROGRAMMER LISTING". Most users will find it easiest to enter the hex code directly.

Once the program and subroutine have been entered and recorded on cassette, it will be worthwhile investing some time carefully checking through the program. It is quite possible that a mistake may cause more than the appearance of the all too familiar SYNTAX ERROR on the screen: an error in the software could easily turn an EPROM programmer into an EPROM destroyer!

Sample Run

On page 39 is a reproduction of be obtained by sending a large 00 00 00 00 00 00 30 4C 4C 1C 00 00 00 00 1C00 12 3C 18 18 10 10 18 12 10 3C 3C 3C 18 34 34 34 1010 00 3C 08 08 08 05 25 08 22 3C 3C 34 34 3C 3C 3C 1C20 02 08 02 06 06 06 06 06 05 22 01 01 01 01 01 08 1030 00 01 00 01 20 87 1D ΑD 06 05 06 01 01 01 01 01 1040 BC A9 30 8D 25 00 BC IC A9 DO 03 4C OB 1C C9 02 TC50 IC BD OD 8D 24 BC A9 34 8D 25 BC A9 00 8D 20 BC A9 10 8D 123 BC AE OC LC60 26 BC BD 16 13 ID 20 8D 3C 8D 25 1070 17 1D AD BC 20 9C 1D 20 62 1D DO 03 4C 1C80 AD 24 BC 8D OA 10 25 BC 49 08 8D 25 ∃20] 9C 1D BC 1C90 4C 13 1D 30 07 C9 FF FO BB A2 OU AC OB IC FO 10 I CAO 68 IC A9 30 8D 25 B4 4C 13 1D 81 35 C1 35 FO TCB0 AE OC 1C BD OD 1C 8D 25 BC BD 34 8D 25 BC AE OC FF 8D 24 BC A9 BC A9 1 CCO 8D 20 BC BD 1F IC 8D/23 BC A9 00 **ICDO** 28 1C 8D (26 BC 20 9C 1D 20 A2 00 A1 35 8D 24 BC AE 0C 5D 31 1C 99 \20 BC A0 1D A2 4C CB 1C 20 87 1D 60 AD 05 1D FO 26 20 17 1D 62 1CE0 IC BC 3A IC B9 20 BC 1CF0 ED 88 D0 CA DO 1D00 IC 8D (22 BC BD 43 10 IDIO 52 ID AD 20 BC OD 09 AD 06 1C 8D 20 BC 4C FO 09 1D20 29 10 FO 08 AD 20 BC 09 01 08 FO 08 AD 26 BC 09 01 08 1C 8D 20 BC AD 06 TC 29 1D30 8D 8D 20 BC AD 06 1C 29 ID40 26. BC AD 06 IC 29 20 FO 08 AD 23 BC 09 08 8D BC 60 E6 35 DO 02 E6 36 EE 05 IC DO 03 EE 06 20 FO 08 AD 23 BC 09 08 8D 23 1D50 10 ID60 AD 06 1C 29 E7 8D 09 1C AD 05 1C CD 07 06 DO 10 1D70

1DAO Fig. 1 Hex dump of the machine code — see text for details of how to obtain the assembler listing, should you need it.

AD 06 IC CD 08 IC 60 A6 35 A4 36 AD 03 IC

AD 04 1C 85 36 8E 03 1C 8C 04 1C 60 AO 80 88

1D80

1090

ETI SEPTEMBER 1983

35

D0

85

```
4/28 APB | 12488 | 4/29 | 1000 | 12488 | 4/29 | 1000 | 12488 | 4/29 | 1000 | 12488 | 4/29 | 12488 | 4/29 | 12488 | 4/29 | 12488 | 4/29 | 12488 | 4/29 | 12488 | 4/29 | 12488 | 4/29 | 12488 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1/29 | 1
                                                   C20
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ija ysa •
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   METAR FAM
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  do
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         OI
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          14860 POKE MC+6,HI
14862 IF SA+BA)8 THEN 14978
14864 HI=255:L0=255:GOTO 14899
14898 HI=INT((SA+BA-1)/256)
14898 LO=SA+BA-1-256;HI
14898 POKE MC+3,LO
14180 POKE MC+4,HI
14118 HI=INT((FA+1)/256)
14120 LO=FA+1-256;HI
14130 POKE MC+7,LO
14140 POKE MC+8,HI
14158 RETURN
15888 END
OK
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ETI SEPTEMBER 19
```

Fig. 2 The main BASIC program.

a printout obtained by running he EPROM programmer support package on a Tangerine Microtan system. Note that a base address of 2000 has been selected — this being the lowest reasonable-size area of RAM on the system, the BASIC program occupying about 6K and the machine code routine being

located at 1C00.

In answer to the question about EPROM type, a response of 2716 was given. A 2716 EPROM was inserted into the ZIF socket when the first \*? prompt was printed and this was tested for erasure using the (T)EST command. The program indicated that the device was not

was transferred into computer memory using the (R)EAD command before listing the contents of a portion of this data by use of the (L)IST command. The (M)ODIFY command was then used to modify location 0007 before attempting to re-programme this single byte in the EPROM using the (P)ROGRAMME command. It will be noticed that this was unsuccessful, a fact indicated by the verification message. This should come as no surprise in view of the fact that an attempt to re-programme an unerased device had been made and that programming can only set high bits low (ultra-violet erasure being required to set low bits high).

erased. At this point, the entire

contents of the 2716 (0000-07FF)

At this point the 2716 was replaced by a 2732 and the programmer was instructed of this change by use of the (N)EW command. Its entire contents (0000-0FFF) were read into memory and listed as before, by use of the (E)XIT command. Note that the (L)IST command gives both the hexadecimal value of each byte and, where appropriate, the ASCII ETI

symbol.

EPROM PROGRAMMER SUPPORT PACKAGE XYP START, FINISH ADDRESSES? 0007,0007 8007 EPROM = 09 MEMORY = AF EPROM TYPE? 2716 BASE ADDRESS? 2008 \*? N EPROM TYPE? 2732 COMMANDS AVAILABLE : %? R START, FINISH ADDRESSES? 000,0FFF (R) EAD (P) ROGRAPME (L) IST (H) ELP A? L START, FINISH ADDRESSES? 0208,0210 BASE = 2808 TYPE = 2716 X7 T EPROM NOT ERASED X? R START, FINISH ADDRESSES? 8888,87FF X? L START, FINISH ADDRESSES? 0808,0808 12 14 15 16 17 18 19 0001 0002 620F 9219 X? € BREAK IN 788 NEH VALUE = ? AF

From the past it came, growing daily, striking terror into the hearts of lesser publications, and spreading its influence across the country in its quest to infiltrate every town, every home, every mind.

Not a horror story, but a success story. And if electronics theory strikes terror into you, then you need the help of Electronics - It's Easy. Originally a long-running series in Electronics Today International, Electronics - It's Easy was printed as a set of three books. They sold out. It was reprinted as a single volume. It sold out. Now this phenominally successful publication is available again, in its third reprint. Electronics - It's Easy is a comprehensive and simply-written guide which explains the theory (and the practice) of electronics step by step. Every aspect of the subject is covered, starting with the basic principles and working through to the how and why of today's technology

You can obtain your copy of Electronics — It's Easy by mail order using the coupon below. Make cheques or postal orders

payable to ASP Ltd; alternatively you may pay by Access or Barclaycard.

Please	y CR							_	<b>.</b>		•	 <b>~</b> f	: ;	<b>=</b> 1	_	c i	t e	^	ni	ic	•		
It's Earling	asy.	11	a	ve	e	n	cl	0:	36 7	d	f	. ,		,		()	£4	1.!	95	5	e	a	 ch
NAME								. ,				 										, .	٠.
ADDRI	ESS.											 											
									٠.			 							٠,				
					٠.,				٠.	٠.		 											



# UNIVERSAL EPROM PROGRAMMER Revisited

We really started something with our Universal EPROM Programmer in the August and September issues. Requests for the assembler listing and for advice on how to modify the program to run on other machines continue to pour in. In an attempt to stem the tide, Mike Bedford offers a few further thoughts and the listing itself.

s mentioned in the 2nd part of the Universal EPROM Programmer article, the software has been written in such a way as to make it compatible with all 6502 based computers with the absolute minimum of changes. However, it is inevitable that some slight modifications will be required when transferring software, however similar the two machines may be. A large proportion of the software package is written in BASIC which, being a high level anguge, means that it should be Jossible to transfer it directly to another machine without any changes at all. This isn't quite the case as there are a number of dialects of BASIC, generally differing in those areas which are extensions to the original BASIC. Possible areas in which the BASIC program might need modifying have already been mentioned and it is now appropriate to indicate how the assembler subroutine may be modified to run on different machines.

Since all the keyboard and display I/O is carried out in the BASIC program hence camouflaging any hardware differences in these areas, the only changes which may be required to the assembler routine are due to differences in the memory maps and the clock speeds of the various machines. Apart from users wishing simply to transfer the software to another

machine, others may be interested in enhancing the package to carry out additional functions, for example, implementing the intelligent programming algorithm or adding new devices such as the 27256, 68732 and 68764 EPROMS which the hardware could support. It is therefore quite likely that a number of readers will require a much greater insight into the workings of the assembler routine than could be glimpsed from the hexadecimal dump given in the second part of the article. For this reason it is the intention here to reproduce a full assembler listing together with a simple "guided tour" to give some idea of how it works, hence enabling changes to be carried out without too much of the anguish often associated with trying to understand someone else's assembler program.

A few comments about the assembler are appropriate before going on to describe the structure of the program. Although all assemblers carry out essentially the same task there are often slight differences in the syntax. This program was written on a PDP-11 computer using a cross-assembler: a). The .PROCESSOR directive on line 13 is used to inform the assembler of which processor is in use. For 6502 only assemblers this line should be omitted. b). The .ORG directive on line 14 sets the start address of the code.

Syntax on other assemblers may be ★=IC00H or .=IC00H.
c). This assembler uses a suffix of H to indicate a hexadecimal number. Some other assemblers use a prefix of \$. Ie IC00H may need replacing by \$IC00.
d). In this assembler the .DEFINE directive is used to equate values to literals. In many other assemblers the word .DEFINE should be omitted to leave an equation (eg IC1PIA = OBC20H) and in others the EQU directive is used.

e). The .BYTE directive reserves a byte of memory and assigns an initial value to it. The more common version of this directive is DFB or DEFB.

The assembler syntax having been clarified, we can now go on to investigate the workings of the assembler subroutine and we shall make a start by looking at the parameter storage and data areas.

LOADR and HIADR are initial-

LOADR and HIADR are initialised by the BASIC program to one less than the first RAM address to be accessed. On exiting from the subroutine these locations will contain one more than the last address accessed. LOADE and HIADE are a similar address pair for the EPROM address. LOADF and HIADF are an address pair which are set by the BASIC program to one more than the last RAM address which should be used. RDATA is used to pass the

value of the data read from the EPROM back to the calling program, this being required in verify mode. MODE is set by the BASIC program to indicate whether read, verify, test or program function is required. Finally TYPE is set up by the main program to indicate the type of EPROM in use and will contain a number in the range 0 for 2758 to 8 for 27128.

As we now start to consider the data tables we shall be directing our attention to lines 47 to 64 of the program. In each of the seven lists here, there are 9 values of which one will be selected according to the value of TYPE. READS3 and READS6 contain the initial values of IC1CRB and IC2PIB respectively prior to which toggling bit 3 of IC2CRA would cause a read of the EPROM. PROGS5 and PROGS6 are similar tables of data for setting initial values of IC2CRA and IC2PIB prior to programming. PTBIT and PTBYTE indicate which bit of which PIA register requires to be toggled in order to carry out the programming of an EPROM. As a matter of interest, the reason that there are not tables of initial conditions for program and read for all PIA registers which connect to control pins on the EPROM is that some are set to the same initial value independently of EPROM type and some are set to the same value for both read and program. Finally A11A12 indicates whether the particular EPROM has A11 on pin 23 and A12 on Pin 2 or A11 on pin 20 and A12 on pin 23, these being the two options for the 27-series and 25-series

Having described the parameter storage and data areas it should be relatively straightforward to see how the assembler routine works. The value of MODE is used to select one of the two main routines either READ for reading, verifying or testing or PROG for programming. In either of these two

Table 1 The assembler listing. Note that:-

- 1). All pound signs (£) in this listing should be read as hash signs (#). It is purely a function of the printer used that these have been reproduced incorrectly.
- 2). The assembler listing refers to the two 6821 PIA's as IC1 and IC2 as was the case on the first prototype. IC1 should now be read as IC9 and IC2 as IC8. This in no way alters the operation of the software.

1C59 A930 1C5B BD2580 1C5E A900 1C60 BD24B1 1C63 A934 1C65 BD25B1 1C6B BD0D1 1C6E BD23B1 1C71 A900 1C73 BD20B1 1C76 A93C 1C78 BD161 1C7E BD26B1 1C7E BD26B1 1C7E BD26B1 1C81 209C1 1C84 20621 1C87 D003 1C89 4C131 1C89 (2017)		1C4C 20871E 1C4F AD081C 1C52 C902 1C54 D003 1C56 4C8C1C	IC43 01	1C31 01 1C3A 06		1C1F 3C 1C28 08	1C0D 3C 1C16 18	1000 00	1CO3 00 1CO4 00 1CO5 00 1CO6 00 1CO7 00 1CO8 00 1CO9 00 1COA 00 1COB 00	1C00 4C4C1C						
ŘEAD*  C LOOPR*  C C C C C C C C C C C C C C C C C C C	1	START:	#PIN PO # #11412#	PTBIT: PTBYTE:	BITS O	PROGS5: PROGS6:	READS3* READS6*	; ; IN IT I A I	; LOADR: HIADR: LOADE: HIADE: LOADF: HIADM: ROATA: MODE: TYPE:	;	•			1	* READ/P * M. D. * THIS R * AND WI 1* 2532,	******   *   * FPROM
LDA STA LDA ST	NG CODE	JSR LDA CMP BNE JMP	SN OF A			.BYTE	BYTE	CONDIT	.BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE	JMP	DEFINE DEFINE DEFINE DEFINE DEFINE DEFINE DEFINE DEFINE DEFINE	DEFINE DEFINE	ORG SE LOCAT	PROCESS	ROGRAMA BEDFORD OUTINE LL SUPP 2764, 2	oonga M
£30H IC2CRA £0 IC2PIA £34H IC2CRA TYPE READS3, IC1CRB £0 IC1PIA £3CH IC2CRA READS6, IC2PIB DELAY INCADD CONTR EXIT SETADD	Laur	ZPSWAP MODE £2 READ PROG	C	6,6,6,6,		3CH, 3CH, 8,8,8,5,	18H, 18H,	TIONS FOR	0 3/ 0 17 0 (F 0 00 0 18	START	10 11 11 11	ZF	TONS USED	or Ré	MARCH 1 IS CALLED ORT 2758, 564 AND 27	MER SUPPOR
IC2PIA IAS INPUT IFOR READ IDEVICE TYPE INDEX X ISET IUP INITIAL ICONDITIONS IFOR READ	*CONFIGURE	SWAP RAM ADDR/ ZERO PGE PROGRAMME ? NO - MUST BE READ ETC.	) 1 A11-PIN 20, A12-PIN 23	1,8,2,8,2 6,5,6,5,6 * All-PIN 23, Al2-PIN 2	FOR PROGRAMME	3СН, 34Н, 34Н, 3СН, 3СН, 3СН, 3СН 25Н, 8, 22Н, 0, 22Н	3CH,3CH,3CH,3CH,34H,34H,34H 18H,10H,10H,18H,12H,10H,12H PROG - IC2CRA,IC2PIB	READ - ICICRB, IC2PIB	LO RAM START ADDRESS HI RAM START ADDRESS LO EPROM START ADDRESS HI EPROM START ADDRESS LO EPROM FINISH ADDRESS HI EPROM FINISH ADDRESS HI ADDRESS EPROM MASKED DATA READ FROM EPROM LO-R,FFH-V,80H-T,2-P LO-2758 8-27128		C1PIA=OBC2OH C1CRA=IC1PIA+1 C1PIB=IC1PIA+2 C1CRB=IC1PIA+2 C2PIA=IC1PIA+3 C2PIA=IC1PIA+4 C2CRA=IC1PIA+5 C2PIB=IC1PIA+6 C2CRB=IC1PIA+7	PLOAD=35H PHIAD=36H	COOH	5500	.4.	

	95	1C8F			LDA	IC2CRA	ISET
	96	1092	4908		FOR	£8.	ICHIP ENABLE
	97	1C94	8D25BC		STA	IC2CRA	t LON
	98	1097	20 9C1D		JSR	DELAY	#SHORT DELAY
	99	LC9A	AD24BC		LDA	IC2PIA	<b>‡GET DATA FROM EPROM</b>
	100	LC9D			STA	RDATA	#AND STORE IT
	101	ICAO	A200		LDX	£0	ZERO INDEX REGISTER
	102	1CA2	ACOB1C		LDY	MODE	READ, TEST OR VERIFY ?
	103	I CA5	F010		BEQ	RR	READ
	104	ICA7	3007		BMI	ΫŸ	*VERIFY
	105	ICA9	COFF		CMP	£OFFH	#MUST BE VERIFY - FF ?
	106	IČAB	FOBB		8EQ	LOOPR	IF SO ROUND AGAIN
	107	ICAD	4C131D		JMP	EXIT	IELSE NOT ERASED - EXIT
	108	1CB0		1 VV	CMP		COMPARE WITH RAM
	109	1082	F084	,,,,	BEQ	LOOPR	IF OK LOOP
	110	1CB4	4C131D		JMP	EXIT	FELSE BAD EPROM-EXIT
	111	1087	81 35	RR≭	5TA		STORE DATA IN RAM
			4C681C	HH.	JMP	LOOPR	FROUND AGAIN
	112 113	ICBO	400010		JML .	LUUFR	TROOK GROOM
	113			i NDVCD	AMMING CO	/DE	
	115			I ROOM	AMMINO C	10 C	
	116	LCBC	A 930	PROG*	LDA	£30H	*CONFIGURE
	117	1 CBE	8025BC	T NOO!	STA	IC2CRA	I IC2P IA
	118	1001	A 9FF		LDA	£OFFH	#AS
	119	1003	8D24BC		STA	IC2PIA	‡OUTPUT
	120	1006	A 934		LDA	£34H	*FOR
	121	1008	8D25BC		STA	IC2CRA	PROGRA MME
	122	ICCB	AEOC1C	LOOPP:	LOX	TYPE	FEROM TYPE
	123	1 CCE	BOODIC	LOTT	LDA	READS3.X	ISET
•	124	ICDI	8D238C		STA	IC CRB	*UP
	125	1 CI)4	A 900		LDA	£O	INITIAL .
1	126	1CD6	8D208C		STA	ICIPIA	CONDITIONS
ı	127	1009	BDIFIC		LDA	PROGS5,X	1FOR
1		1 CDG			STA	IC2CRA	1 PROGRA MME
	126		8D25BC				
	129	1 CDF	BD281 C		LD4	PROGS6,X	1
	130	1CE2	8D268C		STA	IC2PIB	*CHART BELLY
- 1	131	I CE5	209010		JSR	DELAY	ISHORT DELAY
- 1	132	1CE8	20621D		JSR	INCADD	NEXT RAM/EPROM ADDRESS
- 1	133	1 CEB	F026		BEQ	EXIT	IF LAST THEN EXIT
- 1	134	1 CED	20171D		JSR	SETADD	PUT ADDRESS ON PINS
1	1 35	1CF0	A200		LDX	£0	IZERO INDEX REGISTER
-	136	ICF2	A 1 35		LDA		IGET DATA FROM RAM
ŀ	137	ICF4	8D24BC		STA	IC2P IA	PUT DATA ON PINS
- 1	138	1CF7	A EOC 1 C		LDX	TYPE	TEPROM TYPE
- 1	139	LCFA	BC3A1C		LDY	PTBYTE,X	BYTE TO TOGGLE
- 1	140	1CFD	B920BC		LDA	ICIPIA,Y	*LOAD IT
- {	141	1 D 00	50311C		EOR	PTBIT.X	TOGGLE BIT
- 1	142	1003	9920BC		STA	ICIPIA,Y	PUT IT BACK AGAIN
ı	143	1D06	GTOA		LDY	£1DH	I CA RRY
١	144	1D08	A 2 FF		LDX	£OFFH	TOUT
٠Т	145	1 DO A	CA	DEL.:	DEX		150 MS
- 1	146	1008	DOFD		BNE	DEL	IDELAY
ı	147	DOD	88		DEY	52	1FOR
Į	¥48	IDOE	DOFA		BNE	DEL	* PROGRAMME
-	7149	1010	4 CCB1 C		JMP	LOOPP	FROUND AGAIN
- [	150	,		į.			
- 1	151	ID13	20871D	EXIT:	JSR	ZPSNAP	ISWAP BACK ZERO PAGE
- 1	152	1016	60		RTS	•	LEXIT BACK TO BASIC
-	153			;			
ŧ	154			Ī			
	I 55				E TO PUT	ADDRESS ON	APPROPRIATE EPROM PINS
1	156			Ŧ			j
- 1	157	1017	AD051C	SETADD:	LDA	LOADE	#WRITE LOW ORDER BYTE
- 1	158	IDIA	8D22BC		5TA	ICIBIB	ISTRAIGHT TO EPROM
1	159	IDID	BD431C		LD4	A11A12.X	125 OR 27 SERIES ?
1	160	ID20	F009		BEQ	ADD25	BRANCH IF 25-SERIES
ł	161	1D22	AD061C		LDA	HIADE	IGET HI ORDER BYTE
- 1	162	1025	8D20BC		STA	IC1PIA	WRITE STRAIGHT TO EPROM
1	163	1028	4C521D		JMP	ADD13	JUMP TO ALS CODE
1	164	1028	AD20BC	ADD25#	LDA	ICIPIA	IGET ICIPIA
İ	165	102E	OD091C		ORA	HIADM	FOR IN MASKED HI BYTE
ŀ	166	1D31	8020BC		STA	ICIPIA	PUT IT BACK AGAIN
- [	167	ID34	AD061C		LDA	HIADE	*GET HI ORDER BYTE
1	561	ID37	2910		AND	£10H	TEST A12
ı	1.69	1D39	F008		BEO	ADD11	FIF UNSET GO TO All CODE
ı	170		AD20BC		LDA	ICIPIA	ALZ IS SET - GET ICIPIA
- 1	171	1D3E	0908		ORA	H83	OR IN A12
- [	172	ID40	8020BC		STA		AND PUT IT BACK AGAIN
- [	173	1D43	AD061 C	ADD11#	LD4		GET HI ORDER BYTE
1	174	ID46	2908		CIMA		TEST AII
ı	175	1D48	F008		BEQ	ADD13	IF UNSET GO TO A13 CODE
- 1	176	ID4A	AD26BC		LDA	IC2PIB	TAIL IS SET - GET IC2PIB
1	177	LD4C	0901		ORA	£1H	FOR IN A11 PPUT IT BACK AGAIN
ı	178	1D4F	8D26BC		STA	IC2PIB	PUT IT BACK AGAIN
Í	179	1D52	AD061C	ADD13#	LDA	HIADE	GET HI ORDER BYTE
Ì	180	1055	2920		AND		TEST AI3
1	181	1057	FO08		BEQ	ADDEXT	IF NOT SET RETURN
Į	182	1059	AD23BC		LDA		A13 IS SET - GET AC2PIB
1	183	105C	0908		ORA		FOR IN A13
ı	[84	105E	8023BC		STA		PUT IT BACK AGAIN
Į	185	1001	60	ADDEXT:			RETURN
1	186			†			
-	187			į			
					ENT ADDD	CCC CAD DATH	RAM AND EPROM, WRITE
ı	188			TINCHEM	COMP. MINIM	EGG FUR BUILD	KAM VIO FIKOM DELICE .

routines the initial conditions are set up and a loop is executed for each address to be read or programmed. Each time round the loop the appropriate PIA bit is toggled to carry out the required function to the EPROM. In the case of testing the read data is compared with FF (the expected value for an erased EPROM) and in verifying the read data is compared with data in RAM. In either of these two modes, if the test fails the subroutine exits and this is detected in the BASIC program by the fact that the address returned in LOADR and HIADR is less than the expected final RAM address.

The general overview being complete, a few specific points on the tailoring of the assembler routine to suit other machines will

now be covered.

a). The origin of the routine should be selected so as not to conflict with the area of RAM used by the BASIC program and the area to be used for data storage (as selected by the BASE command). The origin is set on line 14.

b). The address of the EPROM programmer hardware as selected by the on board links should be equated to IC1PIA on line 23. It should be noted that the addresses in a), and b), must agree with the addresses of the M/C code routine and hardware as assigned in the BASIC program.

c). Lines 143 to 148 are a couple of nested loops which implement the 50ms pulse required for programming EPROMs. These loops will only generate a 50ms delay when running on a processor with a 750 kHz clock such as the Tangerine Microtan. For different clock frequencies the value of 1D loaded into register Y on line 143 would require to be changed proportionally. For example, if the subroutine were to be run on a machine with a 1MHz clock a value of 1D (hex) ★ 1000/750 = 27 (hex) should be used.

As a final point, although the assembler routine has been written for a 6502 processor and as such will not run on any other processor, the hardware is compatible with the increasing number of computers using the 6809 processor. For this reason, some owners of 6809 based machines may like to try their hand at converting this routine to 6809 code. Although, it wouldn't result in the most efficient 6809 code, the easiest way to do this would be to translate it virtually on an instruc-

tion by instruction basis, a task which shouldn't be beyond the capabilities of those with a moderate knowledge of 6809 programming.

The following list contains all those errors which have come to light since the project was published.

On the circuit diagram (page 46, August 1983), C6 is 100µ and C9 is 100n, not the other way round as given. Some bars were omitted from note three of Table 1 on page 48: it should have read "CE/PGM (27 series) is equivalent to PD/PGM (not PD/PGM) (25 series)." The penultimate sentence of the first paragraph on page 50 should read "... adjust RV1 for a potential of +25 V at IC10 output." On the overlay, IC7 is between SK2 and SK1, IC6 is beteen SK1 and C10, IC11 is between R7 and R10, R3 is between R2 and Q2, and Q7 is between Q6 and Q8. A link is missing between IC7 and SK1, and the unidentified pins at the right hand end of SK3 are the  $\pm$ 5V line. Finally, C10 appears twice in the parts list but only the first entry is correct, and the second DIL socket should of course, be 8, not 80, way.

Table 1 continued (see notes overleaf).

189	THIADM -IE HIADE WITH ATT TAND SET Z CONDITION CODE	AND A12 MASKED OUT IF LAST ADDRESS DONE
191 192 196 197 198 199 190 190 190 190 190 190 190 190 190	INCADD: INC ZPLOAD BRE INCROM INC ZPHIAD INCROM: INC LOADE BNE INCEXT INC HIADE INCEXT: LDA HIADE AND £0E7H STA HIADM LDA LOADE CMP LOADE BNE INCRTS LDA HIADE	ILO ORDER RAM ADDRESS ISKIP IF NO CARRY IELSE INC HI RAM ADD ILO ORDER EPROM ADDRESS ISKIP IF NO CARRY IELSE IN HI EPROM ADD IGET HI ORDER EPROM IMASK OUT AII, AI2 ISTORE IT IGET LO EPROM ADDRESS ILAST ADDRESS IRETURN
209	AND ZPHIAD WITH HIADR	1
211 212 1D87 A635 213 1D89 A436 214 1D8B AD0316 215 1D8E 8535 216 1D90 AD0416 217 1D93 8536 218 1D95 8E0316 219 1D98 8C0416 220 1D98 60	STA ZPLOAD LDA HIADR STA ZPHIAD STX LOADR STY HIADR RIS	*GET LO ZERO PAGE *AND HI ZERO PAGE *GET LO RAM *WRITE TO LO ZERO PAGE *GET HI RAM *WRITE TO HI ZERO PAGE *ZERO PAGE TO LO RAM *ZERO PAGE TO HI RAM *RETURN
221 222 223	SHORT DELAY TO ACCOUNT	FOR CAPACITOR SLOWING
224 225 226 ID9C A080 227 ID9E 88 228 ID9F D0FD 229 IDA1 60	ISIGNALS ON PIN 22 (20) IDELAY: LDY £80H DELAYI: DEY BNE DELAYI RTS	LOOP COUNTER DECREMENT LOOP IF NOT ZERO RETURN
230 231	.END	<b>L</b> 1 I

₌ Interak 1₌

## **BUILD YOUR OWN** COMPUTER

Where have all the constructors gone? All the people who some years ago would have been building their own low distortion amplifiers, their own synthesisers, speaker cabinets, digital alarm clocks and so on?

amplifiers, their own synthesisers, speaker cabinets, digital alarm clocks and so on?
From our experience they're still here — what they're building now is the "Interak" computer. The trouble is a supplier like us of the necessary materials is in dreadful competition in the "consumer" home computer market — flooded with companies backed by millions of pounds of venture capital, and all seemingly hell-bent on boom or bust, sowe have to make do with "low profile" adverts like this to spread the word.

The excitement of computers now goes on in the board-room wranglings and wheelings and dealings, and mostly there's no excitement or sense of participation left for the poor old user, who is simply used as a pawn in the power game. Several years ago things were different: the only computers in ordinary hands were ones which were painstakingly built by the individual constructor—often with chips costing liftly pounds a time, which had to beordered specially from the USA. When you had built accomputer like that, you had something you could be proud off There was more pleasure in building your own computer then than buying any number of today's "plastic" computers. And as a bonus you had the benefit of galning riches beyond price—the know-how—the ability to understand what really goes on inside, almost to be able to see the electrons flowing down the wires and through the chips!

Those days are not quite gone: you can still build your own rack and card computer — interak!

Example prices (excluding VAT: 4 MHZ Z80A CPU card £10.95, Manual £15.0. Main Parts £15.15 (everything is available separately, and full after sales service in case you make a mistake).

mistaxe). 40 type-written pages of description, specification, price lists etc. are yours for the asking (a 20p stamp and/or SAE is a help, but not essential, or telephone if you prefer).

#### ⇒ Greenbank *≖*

Greenbank Electronics (Dept. T1E), 92 New Chester Road, New Ferry, Wirral, Merseyside L62 5AG Telephone: 051-645 3391

# -Happy Memories

2114 6116/ 6116 2716 2716 2732 2532 27642	200ns 200ns 200ns 450ns 2016 150ns 450ns 450ns 450ns	Low pow Low pow 5 volt three rai Intel typ Texas ty	/er /er I e		1, 4, 1, 3, 4, 2, 5, 3, 4, 3, 4, 2, 5, 3, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5,	off .25 .69 .15 .95 .35 .90 .75 .45 .69 .75	25-99 1.15 4.19 1.00 .85 3.00 4.40 2.40 5.00 3.05 3.45 4.19 11.25	1	00 up 1.10 f 3.99 .90 .80 2.85 4.20 2.30 4.65 2.95 3.30 3.99 10.85	
Z80A- 6522	CPU	£2.99 £3.70		A-PIO	£2.99		Z80A-CT 7812 reg		£2.99 .50	
Pins	8	14	Low r 16 Te	profile l 18 xas sol	der-tail:	22	24	28 27	40 38	
Pence	12	13	14	16	18	22	24 lie library (		-	
5 inch	SSSD	ectored fl 0 £17.00 0 £19.25	5 ind 5 ind	ch SSDI ch DSQ	er 10 in j D £19.2 D £26.3 D £23.6	5 5 15	tic library ( 5 inch DSC 3 inch DSC	DD £	25.50	

74LS series TTL, large stocks at low prices with DIY discounts starting at a mix of just 25 pleces. Write or 'phone for list. Please add 50p post & packing to orders under £15 and VAT to total

Access & Visa welcome, 24hr 'phone service on (054 422) 618 Government & Educational orders welcome, £15 minimum.
Trade accounts operated, 'phone or write for details.

Happy Memories (ETI), Gladestry, Kington, Herefordshire. HR5 3NY. Tel: (054 422) 618 or 628

# UNIVERSAL EPROM PROGRAMMER THE SEQUELTO THE SEQUEL

Some projects just won't lie down — and the EPROM programmer published last year was one of them!

ne inevitable fact about projects published in electronics magazines is that although they are believed to be 100% functional at the time they are printed, it is obviously not possible to test them as extensively as if they were developed in a true commercial environment. This fact explains how a particular device may often be built as an ETI project for a faction of the cost of a similar commercial product. For this reason, we very much appreciate feedback from readers about any difficulties they are experiencing with published

projects.

In particular we would like to express our gratitude to Graham Davies for the helpful comments he has made with regard to some problems he was having with the EPROM programmer. As a result of this correspondance we are now able to publish the following amendment to the assembler routine which appeared in January 84.

The 50mS programming pulse required to program EPROMs is initiated by lines 138 to 142 of the assembler routine and the code on lines 122 to 130 is relied upon to

turn it off by re-setting up the initial conditions after executing the delay loops and jumping back to LOOPP.

The problem with this method is that part of the initialisation code resets IC1PIA to zero on lines 125,126. Since this register contains some high order address bits as well as control lines and on some EPROM types this zeroing takes place before turning off the pulse there is a short time when the programming condition still exists and yet the address has been modified to a value in the range 00 to FFH, Although the duration of this condition is nowhere near the 50mS required to program a location it has been found that the cumulative effect of this happening a number of times can be to overwrite the first 255 bytes of the device.

Although this could probably be cured by changing the order of some of the instructions in lines 122-130, it was considered that a 'play it safe' approach of ensuring that the programming pulse is turned off before jumping back to LOOPP should be adopted. This is done by duplicating lines 138-142 between lines 148 and 149. The modified section of assembler program is shown below together with a new hex dump.

A different problem has been mentioned in connection with using the programmer on machines other than the Microtan. The BBC machine and some others, especially those with disc operating systems, generate

1C00 4C 4C IC 00 00 00 00 00 00 00 00 00 00 3C 3C 3C 1010 34 18 18 18 81 01 01 1020 1030 1040 3C 34 34 3C 3C 3C 3C 08 08 08 05 25 01 01 01 01 01 01 08 02 08 02 06 06 06 06 05 06 01 01 01 01 01 00 01 00 01 20 IC50 1060 1070 1080 1090 ICAO ICBO 1CC0 I CDO ICEO ICFO 1000 1010 1020 1D30 LD40 1D50 23 BC 09 08 8D 23 20 FO 08 AD ID60 E6 35 DO 02 E6 36 EE 05 IC DO 03 EE 06 IC AD IC 25 EC 05 IC DO 03 EE 06 IC AD IC 25 EC 05 IC DO 04 IC AD 05 IC CD 07 IC DO 06 AD IC CD 08 IC 60 A6 35 A4 36 AD 03 IC 85 35 AD IC 85 36 8E 03 IC 8C 04 IC 60 A0 80 88 DO FD 1070 0801 1090 IDAÓ

Fig. 1 The modified hex dump.

# **UPDATE: EPROM Programmer**

regular interrupts in which zero page locations may be overwritten. Since the software presented for use with the programmer uses two zero page locations, 35H and 36H, if either of these were to be accessed in an interrupt routine, then things will obviously go

wrong. The solution here is to re-write portions of the assembler routine to access the data RAM area by some addressing mode which does not require zero page locations. One possible method is to use self-modifying code, or in

other words, arrange for the reads and writes to the data RAM area to be made by absolute addressing, altering the op-codes of the instructions to access the next location each time the INCADD routine is executed.

In practice this would involve the following:

1. Remove all references to ZPLOAD, ZPHIAD and the ZPSWAP routine.

2. Change line 108 to VV: CPM VV 111 to RR: STA RR 136 to PP: LDA PP

138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154	CF7	ner:	LDX LDY LDA EOR STA LDY LDX DEX BNE DEY BNE LDX LDX LDY LDA EOR STA JMP	TYPE PTBY FE, X ICIPIA, Y PTBIF, X ICIPIA, Y £1DH £OFFH  DEL  TYPE PTBY FE, X ICIPIA, Y PTBIF, X ICIPIA, Y LOOPP	EPROM TYPE BYTE TO TOGGLE LOAD IT TOGGLE BIT PUT IT BACK AGAIN CARRY OUT SO MS DELAY FOR PROGRAMME TOGGLE BIT BACK  RROUND AGAIN
---	-----	------	--	--	--

3. Insert the following code at the start of the routine i.e. line 66.

LOADR LDA VV+1 STA RR+1 STA PP+1STA HIADR LDA VV+22 STA **RR**+22 STA

PP+22 STA 4. Change the start of the INCADD routine to the following:

VV+1INC INCADD: RR+1 INC PP+1 INC INC RR+1 INCROM BNE VV+2 INC RR+2 INC PP+2 INC

INCROM: (as before . . .) As a final point, although this doesn't affect the operation of the program, two comments are incorrect in the assembler listing published in January 1984. The following are the correct versions

of the comments: line 44 : ;0-R, 80H-V, 1-T, 2-P line 105 : ;MUST BE TEST – FF ?

Fig. 2 The modified section of the ETI assembler program.

PARNDON ELECTRONICS LTD.

Dept. 23, 44 Paddock Mead, Harlow, Essex. CM18 7RR. Tel: 0279 32700 RESISTORS: ¼ Watt Carbon Film E24 range ± 5% tolerance
Bandollered and colour coded. Full Range 1RO-10M.
£1.00 per hundred mixed (Min 10 per value) £8.50 per thousand mixed (Min 50 per value)
Special stock pack 60 values. 10 of each £5.50

VOLTAGE REGULATORS - 1 amp/T0220 Positive voltage 5,8,12,15,24V 40p Negative voltage 5,12,15V 43p RECTIFIERS 1 Amp 3 Amp 3p 14p 4p 14p 5p 14p 6p 19p 8p 20p 9p 25p CAPACITORS - Mixed special 50V 100V 200V 400V £2.00 pack. Tant bead: 5 off OR AL\_ELEC: 30 off. Our choice of Values/Voltages. 1000V


8 pin – 10p. 14 pin – 11p. 16p pin – 12p. 18p pin – 19p. 20p pin –21p 22 pin – 23p. 24 pin – 25p. 28 pin – 27p 40 pin – 42p. DIL SOCKETS

DIODES: IN4148 £1.60 per hundred

ALL PRICES INCLUDE V.A.T. & POST & PACKING — NO EXTRAS

MIN ORDER — UK £1.00 OVERSEAS £5 CASH WITH ORDER PLEASE

X-Stock Items Same Day Despatch





All prices inc VAT. Add 60p per order on Bimboards, £2.50 per order on Bimconsoles for p&p. SAE for full list. Mail Order only.

BIMSALES

Dept ETI/4, 48a Station Road, Cheadle Hulme, Cheadle, Cheshire SK8 7AB. Tel: 061 485 6667.

HIGH PERFORMANCE HIGH RELIABILITY

The brand new Meteor series of 8-digit Frequency Counters offer the lowest cost professional performance available anywhere.


- Measuring typically 2Hz 1.2GHz
- Sensitivity < 50mV at 1GHz
- Setability 0.5ppm
- High Accuracy 3 Gate Times
- Low Pass Filter
- **Battery or Mains** Factory Calibrated
- 1-Year Guarantee
- 0.5" easy to read L.E.D. Display

PRICES (Inc. adaptor/charger, P & P and VAT)

£104.36 (100MHz) METEOR 100 £134.26 (600MHz) METEOR 600 METEOR 1000

£184.86 (1GHz)

Illustrated colour brochure with technical specification and prices available on request.



BLACK STAR LTD (Dept. ETI), 9A Crown Street, St. Ives, Huntingdon, Cambs. PE17 4EB, England. Tel: [0480] 62440 Telex: 32339



Designed and manufactured in Britain.

Black**&Star**