TANRAM

${\tt TANRAM}$

Contents:

- 1) Introduction
- Features and Specification
- 3) Hardware
- 4) Bus Interface

Figures:

1)	Tanram Memory Map -	Page 1
2)	Tanram Enable Lines Truth Table -	- 'Page 5
3)	TANBUS Connections -	Page 6
4)	1.C. Locations And Bit Pattern -	Page 7

INTRODUCTION

Tanram is a 40K RAM Card designed to upgrade the Microtan, Tanex combination to a 48K system. The fully expanded board contains two 16K blocks of dynamic RAM and a 7K block of Static RAM. Tanram has on board memory refresh logic and therefore will not slow down the processor. To the processor Tanram appears as a Static RAM Card.

The cards' memory map is designed to appear at the end of the Tanex memory (2000H) and occupies the area of unused address space up to the beginning of the I/O ports (BBFFH).

Tanram is available in a minimum configuration with one 16K block of dynamic RAM (2000H - 5FFFH) or fully expanded as a 40K Card.




Figure 1 Tanram Memory Map

2) FEATURES AND SPECIFICATION

- a) Tanbus Compatible.
- b) Upto 40K of RAM organized as two blocks of 16K dynamic, and one block of 7K Static; all devices industry standard 2114's and 4116's.
- c) Available in a minimum configuration of 16K (configuous with Tanex memory) or fully expanded to 40K.
- d) Transparent refresh; does not slow processor down.
- e) Operates at 750KHz or 1MHz bus speeds. .
- f) Low power consumption:

16K Version - +5V @ 330mA +12V @ 20mA -5V @ <1mA 40K Version - +5V @ 1.0A +12V @ 30mA

-5V

g) Memory map contiguous with Microtan 65, Tanex combination.

<1mA

- h) Block enable input (BE) allows individual pages of memory to be selected from motherboard.
- i) Inhibit RAM input (INHRAM) allows memory to be disabled so that ROM may exist within Tanram memory map.

3) HARDWARE DESCRIPTION

Dynamic Ram Section

Memory Cycle:

The 6502 sets valid DATA, ADDRESS, and R/W halfway through $\emptyset 2$ (low). This allows the decode section approx. 500ns set up time, when $\emptyset 2$ goes high this starts the appropriate memory cycle, and enables the Data Bus Buffers.

A monostable, 74123, is used to generate the two RAS signals, 1st for memory cycle, 2nd for refresh cycle. The Address decode logic provides the Block enables which qualifies memory access RAS, to the selected Block. A chain of four schmitt inverting gates with R.C. Delays provide two RAS signals each delayed by 40ns. The first is used to switch the multiplexer. The second is used to generate CAS via an R-S flip flop, which is reset by the falling edge of memory cycle request.

Refresh Cycle

4116 Dynamic memories need refreshing every 2ms (min.). We have chosen the 128 cycle RAS only refresh method.

The Refresh request signal is derived from Ø2 divided by 10, which gives us a 1.7ms refresh period. The refresh request is only active when Ø2 is low, which makes it completely transparent as far as the 6502 is concerned. When the refresh cycle request is active the multiplexer internally switches to the refresh counter. The RAS is generated by the second. half of the monostable, 74123, this takes approx. 400ns, after which the request is removed allowing 200ns set up time for the next memory access. Refresh RAS is forced on both blocks irrespective of Block select.

Static RAM Section

The Static RAM section of TANRAM acts in the same way as the 7K block on Tanex, requiring no special signals. The static area on TANRAM can be added to in 1K increment (see figure 4).

Memory Speed

Tanram is capable of being operated at ${}^3_4\mathrm{MHz}$ or 1MHz; in either case the static memory can be of the lower cost 450ns variety.

When operating at $\frac{3}{4}\text{MHz}$ the dynamic memory devices can be 300ns version. However at 1MHz bus speeds the 250ns variety must be used.

All dynamic memory devices supplied by Tangerine will be the 250ns version, irrespective of operating speed.

4) THE BUS INTERFACE

Tanram was designed to interface to TANBUS, the Standardised Tangerine expansion bus (see figure 3).

The only processor signals Tanram requires are the two clocks $\emptyset 1$ and $\emptyset 2$.

Three other signals, $\overline{\text{INHRAM}}$, $\overline{\text{BE}}$ and I/O are required to enable the card; a truth table for these signals is given in figure 2.

INHRAM (Inhibit RAM) This signal is taken low when another expansion card, such as the 32K ROM Card or the High Resolution Graphics Card sits in Tanrams memory map.

BE (BLOCK ENABLE) This signal is generated by the system motherboard page select logic. It is used as a memory page control line. An individual memory card can be selected from multiple pages of memory on the System Motherboard; It must be held low to enable card.

I/O (Input/Output) an output from Tanex to indicate that the address bus is addressing an I/O device, i.e. the address from BC00H to BFFFH.

	SIGNAL LINE					
TANRAM MODE	INHRAM	BE	1/0			
ENABLE	1	0	0			
DISABLED	0	n _	-			
DISABLED	-	1	2			
DISABLED	_	-	1			

Key: 1 = logic 1 $0 = logic \emptyset$

- = don't care

Figure 2 Tanram enable signals

ADDITIONAL			TANEX			micro	tan 65
ь	а		ъ	a		ъ	а
+5	+5	1	+5	+5	1	+5	+5
CLK	DMAREQ	2			2	CLK	DMAREQ
Ø1	Ø2	3			3	Ø1	Ø2
RST	I/O	4		DMAREQ	4	RST	DP
A1	AØ	5	Ø1	Ø2	5	A1	- AØ
A3 (A2	6	RST	1/0	6	A3	A2
A5	A4	7	A1	ΑØ	7	A5	A4
A7	A6	8	ΕА	A2	8	A7	A6
A9	8A	9	A5	A4	9	A9	A8
A11	A1Ø	1Ø	A7	A6	1Ø	A11	A1Ø
A13	A12	11	A9	A8	11	A13	A12
A15	A14	12	A11	A1Ø	12	A15	A14
DMAGNT	ĪRQ	13	A13	A12	13	SO	ABE
65/80	NMI	14	A15	A14	14	FB	ĪRQ
DMAPOT	DMAPIN	15	DMAGNT	ĀBĒ	15	NMI8Ø	NMI
SO .		16	SO	ĪRQ	16	10E	RAME
FB	R/\overline{W}	17	FB	NMI	17	ROME	R/W
SYNC	HB	18	IOE	RAME	18	SYNC	HB
VIDEØ	DBØ	19	ROME	R/W	19	DØ	VIDEØ
	DB1	20	SYNC	НВ	2Ø	D1	- 1
	DB2	21	DBØ .	DØ	21	D2	
	DB3	22	DB1	D1	22	D3	
	DB4	23	DB2	D2	23	D4	
	DB5	24	DB3	D3	24	D5	
	DB6	25	DB4	D4	25	D6	
INHROM	DB7	26	DB5	D5	26	D7	
Ml	NMI8Ø	27	DB6	D6	27	INHRAM	INHRAM
BE	INHRAM	28	DB7	D7	28	M1	65/80
-5	-5	29	INHRAM	INHRAM	29		55/00
+12	+12	ЗØ	+12	+12	3Ø	+12	+12
-12	-12	31	-12	-12	31	-12	-12
GND	GND	32	GND	GND	32	GND	GND

Figure 3 Tanbus Connections

Static RAM Address Map

ADDRESS	DEVICE	I.C. LOCATION Vs. DATA BIT				
		BO - B3	B4 - B7			
B8ØØ – BBFF	2114	E1	E2			
B4ØØ – B7FF	2114	F1	F2			
BØØØ – B3FF	2114	A1	A2			
ACØØ - AFFF	2114	B1	B2			
A8ØØ – ABFF	2114	C1	C2			
A4ØØ – A7FF	2114	D1	D2			
AØØØ – A3FF	2114	G1	G2			

Dynamic RAM Address Map

ADDRESS	DEVICE	I.C. LOCATION Vs. DATA BIT							
		ВО	В1	В2	В3	В4	B5	В6	В7
6ØØØ - 9FFF	4116	Н3	G3	F3	E3	D3	C3	В3	А3
2000 - 5FFF	4116	Н4	G4	F4	E4	D4	C4	В4	A4

Figure 4 I.C. location and bit pattern

20